Difference between revisions of "RFID tag, rewritable, Mifare 1, S50 (13.56MHz)"
Katherine.d (talk | contribs) (Created page with "== MIFARE RF interface (ISO/IEC 14443A) == *Contactless transmission of data and supply energy (no battery needed) *Operating distance: Up to 100mm (depending on antenna geom...") |
Katherine.d (talk | contribs) |
||
| Line 9: | Line 9: | ||
== EEOROM == | == EEOROM == | ||
| + | *1Kbye, organized in 16 sectors with 4 blocks of 16 bytes each (one block consists of 16 byte) | ||
| + | *User definable access conditions for each memory block | ||
| + | *Dta retention of 10 years | ||
| + | *Write endurance 100,000 cycles | ||
| + | |||
| + | == SECURITY == | ||
| + | *Muthree pass authentication (ISO/IEC DIS9798-2) | ||
| + | *Data encryption on RF-channel with replay attack protection | ||
| + | *Individual set of two keys per sector (per application) to support multi-application with jey hierarchy | ||
| + | *Unique serial number for each device | ||
| + | *Transport key protects access to EEPROM on chip delivery | ||
| + | |||
| + | == RESOURCE == | ||
Revision as of 03:42, 5 March 2013
MIFARE RF interface (ISO/IEC 14443A)
- Contactless transmission of data and supply energy (no battery needed)
- Operating distance: Up to 100mm (depending on antenna geometry)
- Operating frequency: 13.56MHz
- Fast data transfer: 106kbits/s
- High data integrity: 16 Bit CRC, partiy, bit coding, bit counting
- True anticollision
- Typical ticketing tranascation: < 100ms (including backup management)
EEOROM
- 1Kbye, organized in 16 sectors with 4 blocks of 16 bytes each (one block consists of 16 byte)
- User definable access conditions for each memory block
- Dta retention of 10 years
- Write endurance 100,000 cycles
SECURITY
- Muthree pass authentication (ISO/IEC DIS9798-2)
- Data encryption on RF-channel with replay attack protection
- Individual set of two keys per sector (per application) to support multi-application with jey hierarchy
- Unique serial number for each device
- Transport key protects access to EEPROM on chip delivery
